JPS6195536A - 樹脂封止型半導体装置の製造方法 - Google Patents

樹脂封止型半導体装置の製造方法

Info

Publication number
JPS6195536A
JPS6195536A JP59217187A JP21718784A JPS6195536A JP S6195536 A JPS6195536 A JP S6195536A JP 59217187 A JP59217187 A JP 59217187A JP 21718784 A JP21718784 A JP 21718784A JP S6195536 A JPS6195536 A JP S6195536A
Authority
JP
Japan
Prior art keywords
support plate
lead
mold
chip
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59217187A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0244147B2 (en]
Inventor
Minehide Totokawa
都外川 峯秀
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanken Electric Co Ltd
Original Assignee
Sanken Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanken Electric Co Ltd filed Critical Sanken Electric Co Ltd
Priority to JP59217187A priority Critical patent/JPS6195536A/ja
Publication of JPS6195536A publication Critical patent/JPS6195536A/ja
Publication of JPH0244147B2 publication Critical patent/JPH0244147B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565Moulds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93Batch processes
    • H01L24/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • H01L2924/1815Shape

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP59217187A 1984-10-16 1984-10-16 樹脂封止型半導体装置の製造方法 Granted JPS6195536A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59217187A JPS6195536A (ja) 1984-10-16 1984-10-16 樹脂封止型半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59217187A JPS6195536A (ja) 1984-10-16 1984-10-16 樹脂封止型半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS6195536A true JPS6195536A (ja) 1986-05-14
JPH0244147B2 JPH0244147B2 (en]) 1990-10-02

Family

ID=16700224

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59217187A Granted JPS6195536A (ja) 1984-10-16 1984-10-16 樹脂封止型半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS6195536A (en])

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0714868A (ja) * 1993-06-25 1995-01-17 Rohm Co Ltd 樹脂封止型半導体装置
US5395800A (en) * 1992-01-30 1995-03-07 Fuji Electric Co., Ltd. Method for assembling semiconductor devices with lead frame containing common lead arrangement
WO2004036660A1 (en) * 2002-09-02 2004-04-29 Tco Co., Ltd A surface mounting type light emitting diode
US20040113240A1 (en) * 2002-10-11 2004-06-17 Wolfgang Hauser An electronic component with a leadframe
JP2010034348A (ja) * 2008-07-30 2010-02-12 Sanyo Electric Co Ltd 半導体装置および半導体モジュール
TWI659506B (zh) * 2017-04-04 2019-05-11 日商三菱電機股份有限公司 半導體裝置及其製造方法

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5395800A (en) * 1992-01-30 1995-03-07 Fuji Electric Co., Ltd. Method for assembling semiconductor devices with lead frame containing common lead arrangement
JPH0714868A (ja) * 1993-06-25 1995-01-17 Rohm Co Ltd 樹脂封止型半導体装置
WO2004036660A1 (en) * 2002-09-02 2004-04-29 Tco Co., Ltd A surface mounting type light emitting diode
US20040113240A1 (en) * 2002-10-11 2004-06-17 Wolfgang Hauser An electronic component with a leadframe
US20160035594A1 (en) * 2002-10-11 2016-02-04 Micronas Gmbh Electronic component with a leadframe
US9620391B2 (en) 2002-10-11 2017-04-11 Micronas Gmbh Electronic component with a leadframe
JP2010034348A (ja) * 2008-07-30 2010-02-12 Sanyo Electric Co Ltd 半導体装置および半導体モジュール
TWI659506B (zh) * 2017-04-04 2019-05-11 日商三菱電機股份有限公司 半導體裝置及其製造方法

Also Published As

Publication number Publication date
JPH0244147B2 (en]) 1990-10-02

Similar Documents

Publication Publication Date Title
EP0063811B1 (en) A method for manufacturing a plastic encapsulated semiconductor device
KR100396130B1 (ko) 반도체 장치
US7427810B2 (en) Semiconductor device including semiconductor element mounted on another semiconductor element
US5091341A (en) Method of sealing semiconductor device with resin by pressing a lead frame to a heat sink using an upper mold pressure member
US6288445B1 (en) Semiconductor device
KR100356455B1 (ko) 반도체장치 및 그 제조방법
US5309322A (en) Leadframe strip for semiconductor packages and method
JPS6220705B2 (en])
US5152057A (en) Molded integrated circuit package
WO1998008251A1 (en) Semiconductor and method for manufacturing the same
JPS6195536A (ja) 樹脂封止型半導体装置の製造方法
JP2001110830A (ja) 樹脂封止型半導体装置およびその製造方法
JP2004146577A (ja) 半導体装置およびその製造方法
JPH0213462B2 (en])
JP4450800B2 (ja) 半導体装置の製造方法
JP2007311518A (ja) 半導体装置の製造方法及び半導体装置
JP2759523B2 (ja) 半導体装置の製造方法
JP3599566B2 (ja) 半導体装置の製造方法
JPS6244815B2 (en])
JPH05275570A (ja) 半導体装置
JP2875324B2 (ja) 電子部品の製造方法
JPS6362239A (ja) プラスチックカプセル封じ半導体デバイスの製造方法
JPH0210572B2 (en])
JP2858690B2 (ja) 樹脂封止型電子部品の製造方法
JPS6185828A (ja) 樹脂封止型半導体装置の製造方法

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees